返回顶部
返回首页 会员充值 我的足迹 返回上一页

DCON26_SLIDES_Track02_AnalyzingModelingJitter-InducedCrosstalkAmplificationforHigh-SpeedMemorySystems_113_95.pdf

2026-04-16
文档编号:1195478
文档页数:25
文档大小:1.67MB
下载积分:VIP专享
文档格式:PDF

1、Welcome to ConferenceFebruary 2426,2026Santa Clara Convention CenterExpoFebruary 2526,20261Analyzing and Modeling Jitter-Induced Crosstalk Amplification for High-Speed Memory SystemsSpeaker,Andrew John Marshall(Huawei Canada)Siqi Liu(Huawei Technologies Co.,Ltd),Guizhen Wang(Huawei Technologies Co.,

2、Ltd),Ping Wu(Huawei Technologies Co.,Ltd),Tianyu Liang(Huawei Technologies Co.,Ltd).2SPEAKERS3Andrew John MarshallDistinguished Engineer,Huawei CanadaAndrew.MAndrew Marshall received his Bachelors of Electrical Engineering Degree,Micro Electronics from Carleton University,Ottawa,Canada in 1993.He ha

3、s worked in several IC companies in the areas of analog and mixed-signal circuit design and methodology creation.Leadership roles in standard cell library products followed by 25years in high speed serdes designs and implementations of all block types in many leading-edge technologies.He joined Huaw

4、ei technologies Canada Ltd.in 2011 were leadership in high speed interface product IPs contributed to Huawei systems success in the global ITC industry.As a distinguished engineer he currently leads an analog design exploration team researching high speed interfaces in Ottawa,Canada.AUTHORS4Tianyu L

5、iang is currently a Technical Expert at Huawei Technologies and interested in signal integrity and power integrity development for data center CPUs,GPUs,and network processors.He holds a masters degree from Chongqing University of Posts and Telecommunications on researching baseband DSP algorithms a

6、nd forward error correction technology in communication systems.Siqi Liu is a Signal Integrity Engineer at Huawei Technologies Co.,Ltd.He has been working in signal integrity since 2023.He received BSEE,MSEE and PhD from Beijing University of Posts and Telecommunications,the University of Manchester

DCON26_SLIDES_Track02_AnalyzingModelingJitter-InducedCrosstalkAmplificationforHigh-SpeedMemorySystems_113_95.pdf_第1页
DCON26_SLIDES_Track02_AnalyzingModelingJitter-InducedCrosstalkAmplificationforHigh-SpeedMemorySystems_113_95.pdf_第2页
DCON26_SLIDES_Track02_AnalyzingModelingJitter-InducedCrosstalkAmplificationforHigh-SpeedMemorySystems_113_95.pdf_第3页
DCON26_SLIDES_Track02_AnalyzingModelingJitter-InducedCrosstalkAmplificationforHigh-SpeedMemorySystems_113_95.pdf_第4页
DCON26_SLIDES_Track02_AnalyzingModelingJitter-InducedCrosstalkAmplificationforHigh-SpeedMemorySystems_113_95.pdf_第5页

点击查看更多